

AMENDMENTS TO THE CLAIMS

(IN FORMAT COMPLIANT WITH THE REVISED 37 CFR 1.121)

Please cancel claims 9-13, 15 and 16 without prejudice.

1. (CURRENTLY AMENDED) A method for delineating a frame, comprising the steps of:

(A) receiving said frame comprising (i) a length field storing a length value for a combined length consisting of a payload field and a payload error detection field, (ii) a length error detection field storing a length error detection value for said length value, (iii) said payload field storing a payload data and (iv) said payload error detection field storing a payload error detection data for said payload data;

(B) performing an error detection on said length value based upon said length error detection value; and

(C) retrieving said payload data and said payload error detection data from said frame based upon said length value and in response to passing said error detection on said length value, wherein said retrieving step comprises the sub-steps of:

(i) generating a select signal based upon both said length value and a predetermined value; and

(ii) generating (i) a first signal carrying said payload data and (i) a second signal carrying said payload error detection data based on said select signal.

ok to enter
4/18/05
PR

2. (PREVIOUSLY PRESENTED) The method according to claim

1, wherein step (B) comprises the sub-steps of:

buffering a plurality of received bytes in a buffer;

calculating an intermediate error detection value from a

5 first predetermined group of said received bytes in said buffer;

comparing said intermediate error detection value with a
received value defined by a second predetermined group of said
received bytes in said buffer; and

10 marking a start of said payload field in response to said
intermediate error detection value matching said received value.

3. (CURRENTLY AMENDED) The method according to claim 2,
further comprising the steps of:

advancing said buffer such that at least one of said
received bytes moves from said ~~first~~ second predetermined group
5 into said ~~second~~ first predetermined group; and

buffering at least one subsequent byte of said received
bytes into said ~~first~~ second predetermined group in response to
said intermediate error detection value being different than said
~~buffered~~ received value.

4. (CURRENTLY AMENDED) The method according to claim 2,
further comprising the ~~steps~~ step of generating a length signal
conveying said length value from said first predetermined group in
response to said intermediate error detection value matching said
5 received value.

of to enter
4/12/08

5. (CURRENTLY AMENDED) The method according to claim 4, further comprising the step of separating said payload data from said payload error detection data based upon both said length value and ~~a~~ said predetermined value.

6. (PREVIOUSLY PRESENTED) The method according to claim 1, further comprising the step of jumping a number of bytes equal to said length value from a start of said payload field to reach a next frame.

7. (ORIGINAL) The method according to claim 1, further comprising the steps of:

determining a second length value based upon (i) a payload length of said payload data and (ii) a second payload error detection length of a second payload error detection value;

calculating a second length error detection value for said second length value; and

inserting (i) said second length value, (ii) said second length error detection value, (iii) said payload data, and (iv) said second payload error detection value into a second frame, wherein said payload data and said second payload error detection value occupy separate fields of said second frame.

8. (ORIGINAL) The method according to claim 1, wherein said steps (A) through (C) are stored in a storage medium as a

ok to enter
4/18/05
P. 2.

computer program that is readable and executable by a computer to delineate said frame.

9. (CANCELED)

10. (CANCELED)

11. (CANCELED)

12. (CANCELED)

13. (CANCELED)

14. (CURRENTLY AMENDED) An apparatus for delineating a frame, comprising:

means for receiving a said frame comprising (i) a length field storing a length value for a combined length consisting of a payload field and a payload error detection field, (ii) a length error detection field storing a length error detection value for said length value, (iii) said payload field storing a payload data, and (iv) a payload error detection field storing a payload error detection data for said payload data;

means for performing an error detection on said length value based upon said length error detection value; and

means for retrieving said payload data and said payload error detection data from said frame based upon said length value

ok to enter
4/18/05
PR.

in response to passing said error detection on said length value,
15 wherein said means for retrieving comprises:
a counter configured to generate a select signal based
upon both said length value and a predetermined value; and
a demultiplexer configured to generate (i) a first signal
carrying said payload data and (i) a second signal carrying said
20 payload error detection data based on said select signal.

15. (CANCELED)

16. (CANCELED)

17. (CURRENTLY AMENDED) The apparatus according to claim
16 14, wherein said means for performing said error detection
comprises a buffer circuit configured to buffer a plurality of
received bytes transferring said frame.

18. (PREVIOUSLY PRESENTED) The apparatus according to
claim 17, wherein said means for performing said error detection
further comprises a length circuit configured to generate an
intermediate error detection value from a first predetermined group
5 of said received bytes in said buffer circuit.

19. (PREVIOUSLY PRESENTED) The apparatus according to
claim 18, wherein said means for performing said error detection
further comprises a compare circuit configured to generate a pass

ok to enter
4/18/05
J.D.

signal by comparing said intermediate error detection value to a
5 received value defined by a second group of said received bytes in
said buffer circuit.

20. (PREVIOUSLY PRESENTED) The apparatus according to
claim 19, wherein said length circuit is further configured to
generate a length signal conveying said length value to said
counter in response to said intermediate error detection value
5 matching said received value.

ok to enter
4/18/05
A.A.